Department of Electronics & Communication Engineering, MMEC, MM(DU), Mullana organized as Expert talk on “VLSI DESIGN flow and its FPGA Implementation using Verilog” by Mr Vivek Sheel Dutt (Manager) and Mr. Nitin Tiwari (Design Engineer) from DKOP Labs Pvt Ltd, Noida on August 26, 2015.
Admissions Open